



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/823,638	03/30/2001	Ryou Nakagaki	16869P-023300US	6928
20350 7590 07/30/2007 TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			EXAMINER SHAPIRO, JEFFERY A	
			ART UNIT 3653	PAPER NUMBER
			MAIL DATE 07/30/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

09/823,638

Applicant(s)

NAKAGAKI ET AL.

Examiner

Jeffrey A. Shapiro

Art Unit

3653

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 05 April 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1, 5-10, 23-25, 27 and 33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1, 5-10, 23-25, 27 and 33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/5/07 has been entered.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 5-10, 23-25, 27 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Berezin et al (US 5,539,752) in view of Stephan et al (US 6,338,001 B1), further in view of Nishimura et al (US 5,761,337), further in view of Kumagai (US 5,394,481), further in view of Jarvis et al US 6,297,644 B1).

Berezin et al discloses the following.

As described in Claims 1, 6 and 9;

Art Unit: 3653

- a. imaging an inspected semiconductor wafer object (32, 32a) (see col. 5, lines 45-60 and figure 1);
- b. extracting an image of a defect candidate from an image obtained by said imaging step (see col. 6, lines 10-19);
- c. classifying said extracted defect candidate image into a first category (20) (see figure 2 and col. 6, lines 32-64, noting defects are classed into the various types illustrated);

As further described in Claim 9;

- d. said second category relating to predicted yield from said inspected object (32, 32a), (see col. 1, lines 35-42, col. 2, lines 27-38 and col. 8, lines 24-33, which discuss predicting yield);
- e. said first category in a map format (see col. 1, lines 5-12, which mentions that Berezin's apparatus performs map analysis of wafer defects, i.e, map format.)

Berezin further discloses as described in Claims 7, 10 and 23-25, the imager is a scan mechanism (40) which includes microscope, which is construed as meaning an electron microscope, since this is the predominant microscope for use in detecting semiconductor wafer defects.

Further regarding Claims 1, 6 and 9, Berezin et al discloses as follows:

- f. displaying on a screen said extracted defect candidate image *together with first and second classification information, said first classification information relating to said first category, said second classification information relating to said second category;*
- g. *said step of classifying said extracted defect candidate image into said second category is performed by comparing a circuit pattern area and a defect area, said circuit pattern area being obtained from a reference image and said defect area being obtained from said imaging step;*

See Berezin et al, figures 1, 2 and 4. Figure 1 illustrates a display with computers (36 and 16). These displays are discussed as having various defect images that can be compared through preclassification and analysis programs (20, 22), as described in col. 6, lines 5-19 and 45-64.

Berezin does not expressly disclose the use of kill ratio data as a comparison criteria for displaying along with defect image and classification data, for example. However, Stephan discloses using kill ratio data (112, 310) in analyzing semiconductor wafer defects.

At the time of the invention, it would have been obvious for one ordinarily skilled in the art to have included kill ratio data in Berezin's display screens.

The suggestion/motivation would have been because one ordinarily skilled in the art would have recognized based upon Berezin's disclosure, as described above, that effective review and comparison of the chip defects would be enhanced by use of kill

Art Unit: 3653

ratio data, as taught by Stephan. See Stephan, col. 1, line 59-col. 2, line 10, col. 4, lines 65-67 and col. 5, lines 1-10.

Berezin discloses the system described above. Berezin does not expressly disclose, but Nishimura et al, Kumagai and Jarvis disclose the following;

As described in Claims 1, 5, 6, 8, 9, 27 and 33;

h. said defect type includes one or more of the following: particle defects, flaw defects, circuit pattern short defects, circuit pattern open defects and voltage contrast defects;

As described in Claims 1, 5, 9 and 33;

i. calculating third information relating to voltage contrast of the defect candidate;

At the time of the invention, it would have been obvious to one of ordinary skill in the art to have inspected a wafer for particle defects, flaw defects, circuit pattern short defects, circuit pattern open defects and voltage contrast defects as described in Claims 1, 5, 6, 8, 9, 27 and 33.

The suggestion/motivation would have been to obtain defect information on semiconductor wafer defects. See Berezin, col. 6, lines 45-64.

Note that figure 9 of Kumagai discloses various types of defects charted, such as holes, spots and breaks that fall into the categories of particle defects, flaw defects. Kumagai also discloses breaks, which can be construed as circuit pattern open defects,

Art Unit: 3653

as described in section "h" above. Figure 3 of Nishimura discloses images of various connection faults and short circuits, said short circuits and connection faults construed as voltage contrast defects, as described in section "h and i" above. Note that an inspection system such as that of Berezin et al determines such defects, as one ordinarily skilled in the art would recognize them as well-known semiconductor circuit defects found in wafers during manufacturing.

Therefore, one ordinarily skilled in the art would have found it obvious in light of the teachings of Kumagai and Nishimura to chart and display as well as compare this various data on Berezin's displays.

At the time of the invention, it would have been obvious to one of ordinary skill in the art to have calculated third information related to voltage contrast defects as described in Claims 1, 5, 9 and 33.

The suggestion/motivation would have been to obtain defect information on semiconductor wafer defects. See again, Berezin, col. 6, lines 45-64.

Regarding Claims 1, 5, 9 and 33, note that Jarvis discloses and teaches actual testing equipment and techniques regarding detection of voltage contrast flaws by flowing electrons through the circuits and obtaining voltage readings for comparison with expected voltages. See Jarvis et al (US 6,297,644), last four lines of abstract and figures 9a, 9b, 10a, 10b and 11, illustrating short circuit situations and col. 2, lines 66 and 67, col. 3, lines 1-9, and col. 7, lines 58-col. 8, line 14, mentioning use of a scanning electron microscope (SEM) to perform such voltage contrast studies of defects.

Therefore, based on Jarvis' teaching, it would have been obvious for one ordinarily

Art Unit: 3653

skilled in the art to have used Berezin's SEM to obtain voltage contrast information and then to have calculated third information data relating to said voltage contrast for a particular wafer.

***Priority***

4. Applicant's perfection of priority with the translation and affidavit filed 4/5/07, in accordance with 37 CFR 1.55 and MPEP § 201.15 is acknowledged.

***Response to Arguments***

5. Applicant's arguments with respect to Claims 1, 5-10, 23-25, 27 and 33 have been considered but are moot in view of the new ground(s) of rejection.

Berezin replaces Dor, used previously. Berezin has a published date of 7/23/96. See rejection as discussed above.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey A. Shapiro whose telephone number is (571)272-6943. The examiner can normally be reached on Monday-Friday, 9:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick H. Mackey can be reached on (571)272-6916. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Art Unit: 3653

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Jeffrey A. Shapiro  
Examiner  
Art Unit 3653

July 23, 2007